

## Al Accelerated Devices 9<sup>th</sup> May 2023 - Day 2, Session 2A

sambath.narayanan@gmail.com



#### THIAGARAJAR COLLEGE OF ENGINEERING, MADURAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Online Faculty Development Program "Artificial Intelligence for Edge Computing", 8th-12th May, 2023.

Date	10.00am-	10.30 am - 11.30 am*		11.45am -1.15 pm *		2.15 pm-4.45 pm *
	10.30 am			-		
08.05.2023		Session 1A		Session 1B		Session 1C
Monday		AI for UAVs -		AI for UAVs - Opportunities		Internet of Things Edge Analytics
	Inaugural	Opportunities and		and Challenges		
	Function	Challenges				
		Ramesh Naidu. L		Ramesh Naidu. L		Industry Expert
00.05.0003		CDAC		CLAC		a : aa
09.05.2023	AT A.	Session 2A		Session 2B		Session 2C
Tuesday	AIA	ccelerated Devices	B	Computer Vision	B	Architecture and Use acces
	San	nbath Naravanan P	R	Sambath Naravanan P	R	Dr. S. Karthik
	Da	taever Consulting	E	Dataever Consulting	E	NIT Andhrapradesh
10.05.2023		Session 3A	A	Session 3B	A	Session 3C
Wednesday	Edge Co	mputing-Thing Speak	v	Edge Computing-MatLab	r	Digital Twin
		Akhil Gopinath		Akhil Gopinath		Akhil Gopinath
		Mathworks		Mathworks		Mathworks
11.05.2023		Session 4A	1	Session 4B	1	Session 4C
Thursday	Industrial I	Internet of Things (IIoT)		Analytics in IIoT		IIoT Use-cases-Demonstration
-				-		
	Supriya	Jena & Sunil G Kumar		Rajesh Sharma		Supriya Jena & Sunil G Kumar
10.05.0002		IBM Couries 54	ł	IBM		IBM Sector SC
12.05.2025	E.	Session 5A		Deta Application at Edge		Bessereh Ormertunities in Edge
Friday	E	ige interligence		Sundersuch (Sunder) Shenmurgen		Computing & Valadiatory Eurotian
	sunaarave	Kyndryl		Sunuaraveu (Sunaar) Snanmugam Kyndryl		Computing & Valedictory Function

(\* Subject to change based on the Session engagement)



## Acknowledgement

### Acknowledgment

- In this presentation we have used many tools, libraries and images from NVIDIA. We acknowledge the same.
- In other places, if we use some information, we provide the URL for the same
- If we missed out something, we will correct the same



## **Overall Session Agenda**

AI Accelerated Devices

- Why AI Acceleration?
- What is AI Acceleration?
- Acceleration Devices of
  - importance
- AI Acceleration Strategy

### **AI Accelerartion Demos**

- Basic Demos
- Industrial Real Time CFD
- Kaggle CPU GPU Benchmark
- Others



## **Training Acceleration**

- GPU /FPGA Acceleration: Using specialized hardware like distributed GPUs or TPUs can speed up training by leveraging their parallel processing capabilities.
- Model Pruning: reduce the model's size and complexity, without compromising model accuracy
- Optimized Libraries
- Optimized Data Types
- SIMD using Tensor cores
- Pre-Trained models: utilizing pretrained models and performing transfer learning can save significant training time



## **Al Inference Acceleration**

- GPU /FPGA Acceleration: Using specialized hardware like distributed GPUs or TPUs can speed up training by leveraging their parallel processing capabilities.
- Model Compression: Methods like model distillation or network pruning can reduce the model's size, leading to faster inference by reducing the number of operations.
- Optimized Runtime
- Optimized Data Types
- Pre-Trained models: utilizing pretrained models and performing transfer learning can save significant training time
- GPU Containerized Environment:





### Al accelerated devices Lab setup



## Challenges



## Why AI acceleration Required – Large size

- Increasing Number of Parameters:
  - GPT-3 has 175 billion parameters
- Increasing Data Size:
  - The IMDB-Wiki Computer Vision dataset, which contains more than 500,000 images of human faces
- Large GPU systems:
  - 9 exaflops of computing power was unveiled by Google Cloud in May 2022 This cluster is powered by Cloud TPU v4 Pods



## Why AI acceleration Required ?

- Aggressive Response time:
  - Al problems in autonomous vehicle applications is around 50 milliseconds
  - This response time is crucial for autonomous cars to make smooth and safe decisions in real-time, including interacting with the environment around the car, such as pedestrians and traffic lights. Additionally, autonomous vehicles equipped with radar or lidar sensors and a camera system have a reaction time of 0.5 seconds
  - However, human reaction times can be up to 0.5 seconds, which is slower than the response time required for autonomous vehicles



### Why AI acceleration Required ?

#### **Data sources**

- IoT configurations, where sensors or devices collect raw data
- Open source Data repositories
- ImageNet
- CIFAR
- MNIST
- COCO is a large-scale object detection, segmentation, and captioning dataset.
   COCO has several features





## Can Al address Healthcare industry Challenges ?

• Radiologist is a medical practitioner trained in analyzing MRI or CT scan, X Ray and using the analysis to diagnose medical conditions



### Global shortage of radiologists

#### Radiologists

•US - 1: 10,000
•Singapore - 1: 20,000
•Japan - 1: 35,000
•India - 1: 100,000
•Nigeria - 1: 400,000
•Tanzania - 1: 1,300,000

Number of scans professionals have to analyze = 1,000 a day

This can lead to lengthy delays between scan and treatment – even when someone needs urgent care.



## Trends



## Edge Al

 Edge AI where machine learning algorithms are being run
 locally(Edge) on an high performance hardware device or embedded systems (SoC, with GPU) as compared to on servers





## Top technology trend

• By the end of 2024, 75% of companies will shift from piloting to operationalizing AI, driving a five times increase in streaming data and analytics infrastructures.





## Technologies of relevance today's topic



16 IOT – Internet of Things, SoC – System on a Chip, AI – Artificial Intelligence



## **Al Workload Characteristics**



# Building Blocks Neurons - combine Neurons into Neural Network(NN)



Input, processing and output together is also known as **Perceptron** 

**Example:** Does the passengers Biometrics identity matches? which is a binary classification (Yes it matches <u>1</u> or No it doesn't match <u>0</u>)



## Typical AI workload pattern

Three things are happening here

- 1. First, each input is multiplied by a weight:
  - x1 → x1 \* **w1**
  - $x2 \rightarrow x2 * w2$
- 2. all weighted inputs are added together with a bias b:
  - (x1 \* w1) + (x2 \* w2) + b
- 3. Finally, the sum is passed through an activation function:
  - y = S (x1 \* w1 + x2 \* w2 + b)
- The activation function is used to turn an unbounded input into an output that has a nice, predictable form. A commonly used activation function is the <u>sigmoid</u> function:







## Combining Neurons into Neural Network(NN)



This network has 2 inputs, a hidden layer with 2 neurons (*h*1 and *h*2), and an output layer with 1 neuron (*o*1). Notice that the inputs for *o*1 are the outputs from *h*1 and *h*2 - that's what makes this a network.



## Training a Neural Network(NN)

Name	Weight (lb)	Height (in)	Gender	
Alice	133	65	F	
Bob	160	72	М	
Charlie	152	70	М	Male
Diana	120	60	F	
				Female

Let's train our network to predict someone's gender given their weight and height:





## Minimize Loss - Mean Squared Error (MSE)

- First quantify how "good" it's doing so that it can try to do "better".
- We'll use the mean squared error (MSE) Loss:

$$ext{MSE} = rac{1}{n}\sum_{i=1}^n (y_{true} - y_{pred})^2$$

Where,

- n is the number of samples, which is 44 (Alice, Bob, Charlie, Diana).
- y represents the variable being predicted, which is Gender.
- y true is the true value of the variable (the "correct answer").
- For example, y true for Alice would be 11 (Female).
- y pred is the predicted value of the variable. It's whatever our network outputs.
- $(y_{true} y_{pred})^{**}$  2 is known as the squared error.
- Our loss function is simply taking the average over all squared errors .

#### Better predictions = Lower loss.

<sup>22</sup> Training a network = trying to minimize its loss.



## Clustering



### Classification





23

## **Deep Learning Architectures**



## DEEP LEARNING WORKFLOW







**DNSULTING** 

26



CUDA-Compute Unified Device Architecture SIMT – Single Instruction Multiple Threads TPC- Texture Processing Cluster GPC – GPU Processing Cluster SM – Streaming Multi Processor SMC – SM cluster SFU – SP Function Unit SP – Core / sequential processor



## How the execution happens in GPU?

run ./deviceQuery and show





A warp is a collection of threads, 32

Threads from the same block have access to a shared memory(SM) and their execution can be synchronized

- SM Streaming Multi Processor
- SFU SP Function Unit
- SP Core / sequential processor



## Warps execution

- Warps are the basic unit of execution in an Streaming Multiprocessors (SM)
- Once a thread block is scheduled to an SM, threads in the thread block are further partitioned into warps
- A warp consists of 32 consecutive threads and all threads in a warp are executed in Single Instruction Multiple Thread (SIMT) fashion
  - all threads execute the same instruction, and each thread carries out that operation on its own private data







	TU 102 SM	GA100 SM	GA10x SM
	(RTX 2080 Super)	(A100)	(RTX 3080)
GPU Architecture	NVIDIA Turing	NVIDIA Ampere	NVIDIA Ampere
Tensor Cores per SM	8	4	4
FP16 FMA operations per	64	Dense: 256	Dense: 128
Tensor Core		Sparse: 512	Sparse: 256
Total FP16 FMA	512	Dense: 1024	Dense: 512
operations per SM		Sparse: 2048	Sparse: 1024



TURING ARCHITECTURE TENSOR CORE (GeForce RTX 2080 Super) Below is a visual depiction of a single Ampere architecture Tensor Com architecture Tensor Core performing matrix math calculations and show throughputs of RTX 3080 vs RTX 2080 Super as represented by the st operations performed over the same amount of time.

AMPERE ARCHITECTURE TENSOR CORE with Sparsity (GeForce RTX 3080)



### **INTER-GPU COMMUNICATION**

#### Intra-node and Inter-node





## GPU compute specs:Turing,Ampere

	GeForce RTX 2080	GeForce RTX 2080 Super	GeForce RTX 3080 10 GB
Graphics Card	Founders Edition	Founders Edition	Founders Edition
GPU Codename	TU104	TU104	GA102
GPU Architecture	NVIDIA Turing	NVIDIA Turing	NVIDIA Ampere
GPCs	6	6	6
TPCs	23	24	34
SMs	46	48	68
CUDA Cores / SM	64	64	128
CUDA Cores / GPU	2944	3072	8704
Tensor Cores / SM	8 (2nd Gen)	8 (2nd Gen)	4 (3rd Gen)
Tensor Cores / GPU	368	384 (2nd Gen)	272 (3rd Gen)
RT Cores	46 (1st Gen)	48 (1st Gen)	68 (2nd Gen)
GPU Boost Clock (MHz)	1800	1815	1710
Peak FP32 TFLOPS (non-Tensor) <sup>1</sup>	10.6	11.2	29.8
Peak FP16 TFLOPS (non-Tensor) <sup>1</sup>	21.2	22.3	29.8
Peak BF16 TFLOPS (non-Tensor) <sup>1</sup>	NA	NA	29.8
Peak INT32 TOPS (non-Tensor) <sup>1,3</sup>	10.6	11.2	14.9
Peak FP16 Tensor TFLOPS with FP16 Accumulate <sup>1</sup>	84.8	89.2	119/238 <sup>2</sup>
Peak FP16 Tensor TFLOPS with FP32 Accumulate <sup>1</sup>	42.4	44.6	59.5/119²
Peak BF16 Tensor TFLOPS with FP32 Accumulate <sup>1</sup>	NA	NA	59.5/119 <sup>2</sup>
Peak TF32 Tensor TFLOPS <sup>1</sup>	NA	NA	29.8/59.5 <sup>2</sup>
Peak INT8 Tensor TOPS <sup>1</sup>	169.6	178.4	238/476 <sup>2</sup>

https://www.nvidia.com/content/PDF/nvidia-ampere-ga-102-gpu-architecture-whitepaper-v2.

## GPU memory specs:Turing,Ampere

	GeForce RTX 2080 GeForce RTX 2080 Super		GeForce RTX 3080 10 GB	
Graphics Card	Founders Edition	Founders Edition	Founders Edition	
Peak INT4 Tensor TOPS <sup>1</sup>	339.1	356.8	476/952 <sup>2</sup>	
Frame Buffer Memory Size and	8192 MB	8192 MB	10240 MB	
Туре	GDDR6	GDDR6	GDDR6X	
MemoryInterface	256-bit	256-bit	320-bit	
Memory Clock (Data Rate)	14 Ghps	15 5 Gbps	19 Ghps	
Memory Bandwidth	448 GB/sec	496 GB/sec	760 GB/sec	
ROPs	64	64	96	
Pixel Fill-rate (Gigapixels/sec)	115.2	116.2	164.2	
Texture Units	184	192	272	
Texel Fill-rate (Gigatexels/sec)	331.2	348.5	465	
L1 Data Cache/Shared Memory	4416 KB	4608 KB	8704 KB	
L2 Cache Size	4096 KB	4096 KB	5120 KB	
Register File Size	11776 KB	12288 KB	17408 KB	
TGP (Total Graphics Power)	225 W	250 W	320W	
Transistor Count	13.6 Billion	13.6 Billion	28.3 Billion	
Die Size	545 mm <sup>2</sup>	545 mm <sup>2</sup>	628.4 mm <sup>2</sup>	
Manufacturing Process	TSMC 12 nm FFN	TSMC 12 nm FFN	Samsung 8 nm 8N NVIDIA	
_	(FinFET NVIDIA)	(FinFET NVIDIA)	Custom Process	



## CUDA memory types



- Shared memory partitioned amongst Thread Blocks resident on the Streaming Multiprocessors
- Registers are partitioned amongst Threads


# Types of Memory

- Data stored in register memory is visible only to the thread that wrote it and lasts only for the lifetime of that thread
- Local memory has the same scope rules as register memory, but performs slower
- Data stored in shared memory is visible to all threads within that block and lasts for the duration of the block. This is invaluable because this type of memory allows for threads to communicate and share data between one another
- Data stored in global memory is visible to all threads within the application (including the host), and lasts for the duration of the host allocation compared to global memory





# **Types of Memory**

Constant and texture memory for special applications

Constant memory is used for data that will not change over the course of a kernel execution and is read only

 Using constant rather than global memory can reduce the required memory bandwidth, however, this performance gain can only be realized when a warp of threads read the same location.

Texture memory is another variety of read-only memory on the device

 When all reads in a warp are physically adjacent, using texture memory can reduce memory traffic and increase performance compared to global memory.





## Memory spaces



Memory spaces, which have different characteristics that reflect their distinct usages in CUDA applications



## Data transfer between Host and Device

The peak theoretical bandwidth between the

GPU memory and the GPU > host system memory and GPU memory





## ACCELERATED COMPUTING

### **10X PERFORMANCE & 5X ENERGY EFFICIENCY FOR HPC**





# How the execution happens in GPU?

run ./deviceQuery and show



## **AI Acceleration in Neural Network**



 The activation function is used to turn an unbounded input into an output that has a nice, predictable form. A commonly used activation function is the <u>sigmoid</u> function:



# **GPU driven Al acceleration**



(b) SIMD Operation



#### GPU Accelerator Optimized for SIMD





## **CUDA Software Environment**

- The challenge is to develop application software that scales up to leverage the many processor cores, and 3D graphics applications scales leverage many GPUs
- The CUDA parallel programming model is designed to overcome this challenge while maintaining a low learning curve for programmers familiar with standard programming languages such as C



	GPU Computing Applications											
	Libraries and Middleware											
cuFFT cuDNN cuBLAS TensorRT cuRAND cuSPARSE		r S D ř SE	CULA MAGMA	Thi N	ust PPO		VSIPL SVM penCurrent		PhysX OptiX iRay		MATLAB Mathematica	
Programming Languages												
С		C++	Fort	ran	Java Pythor Wrappe		n rs	DirectCompu		ite	Directives (e.g. OpenACC)	
	CUDA-Enabled NVIDIA GPUs											
NVIDIA Ampere Architecture (compute capabilities 8.x)										Tesla	A Series	
	NVIDIA Turing Ard (compute capabili	hitecture ties 7.x)	N.		GeForce 3	2000 Series	5	Quadro	RTX S	eries	Tesla	T Series
NVIDIA Volta Architecture (compute capabilities 7.x)		DRIVE/JETSON AGX Xavier					Quadro GV Series		Tesla V Series			
NVIDIA Pascal Architecture (compute capabilities 6.x)		Tegra X2		GeForce 1000 Series		5	Quadro P Series		Tesla P Series			
			Embe	dded	Col	nsumer op/Laptor			ofessi	onal		Data Center



## Tensor RT (Tensor Flow RunTime)

- Introduction:
  - Nvidia TensorRT is an SDK for high-performance deep learning inference.
  - It optimizes trained neural networks <u>based on TensorFlow</u> for deployment on AI Accelerated Devices like NVIDIA GPU
- Features:
  - Precision calibration for reduced compute and memory usage.
  - Dynamic tensor memory management for increased inference throughput.
  - Integration with Nvidia DeepStream



## **Tensor RT**

Model: ResNet-50 Batch size: 64 Precision: FP32 Device: NVIDIA Tesla V100

	Native Inference time	TensorRt inference Time	Speedup
1	6.7 ms	1.2 ms	5.5



## Tensor RT performance comparison

## Titan V GPU with Tensor RT

- Object Detection, COCO dataset, ResNet50-based model
  - 33 x speedup
- Image classification
  - 18x speedup

## Intel Xeon Gold 6140 CPU

- Object Detection, COCO dataset, ResNet50-based model
  - 1x Speedup
- Image classification
  - 1x speedup



# Inference benchmark performance comparison

## Jetson Nano embedded GPU with Tensor RT

- 48x speedup
- Image classification, ImageNet dataset, ResNet50-based model

## Intel Core i7-6700K CPU without Tensor RT

- 1x speedup
- Image classification, ImageNet dataset, ResNet50-based model



## Xylinx FPGA architecture

Xilinx<sup>®</sup> UltraScale<sup>™</sup> architecture comprises high-performance FPGA, MPSoC, and RFSoC families that address a vast spectrum of system requirements with a focus on lowering total power consumption through numerous innovative technological advancements.

Artix® UltraScale+ FPGAs: High networking applications, vision at

Kintex® UltraScale FPGAs: High next-generation stacked silicon in transceivers, combined with low-

Kintex UltraScale+<sup>™</sup> FPGAs: Inc high-performance peripherals an An FPGA, a programmable hardware doesn't do anything itself but it can be configured to be just about any digital circuit you want. Nothing physically changes. You simply load a configuration into the FPGA and it starts behaving like the circuit you wanted.

ptimized device for critical

ing both monolithic and ogic ratios and next-generation cost.

ce BOM cost. The ideal mix of FPGAs have numerous power

options that deliver the optimal balance between the required system performance and the smallest power envelope.

**Virtex ® UltraScale FPGAs:** High-capacity, high-performance FPGAs enabled using both monolithic and next-generation SSI technology. Virtex UltraScale devices achieve the highest system capacity, bandwidth, and performance to address key market and application requirements through integration of various system-level functions.

Virtex UltraScale+ FPGAs: The highest transceiver bandwidth, highest DSP count, and highest on-chip and in-package memory available in the UltraScale architecture. Virtex UltraScale+ FPGAs also provide numerous power options that deliver the optimal balance between the required system performance and the smallest power envelope.

**Zynq® UltraScale+ MPSoCs**: Combine the Arm® v8-based Cortex®-A53 high-performance energy-efficient 64-bit application processor with the Arm Cortex-R5F real-time processor and the UltraScale architecture to create the industry's first programmable MPSoCs. Provide unprecedented power savings, heterogeneous processing, and programmable acceleration.





Figure 2: Compared to alternative devices such as GPUs and ASICs, FPGAs are the only viable choice for the event trigger processing because they provide extremely low latency. While the large numerical processing capability of GPUs is attractive, these technologies are optimized for high throughput, not low latency.

Optimize Trigger Filter Algorithm Development CERN where a global community conducts **Research in fundamental physics to better understand the universe** and how it works.

The LHC at CERN is the place where subatomic particles are accelerated and smashed to produce new particles, which are then revealed by an array of detectors and sensor systems. High energy particle physics experiments at CERN, like the recent observation of the Higgs boson, are the key to advancing the frontiers of human knowledge about the universe.

**Compared to GPUs and ASICs, FPGAs are viable choice for the event trigger processing because they provide extremely low latency**. While the large numerical processing capability of GPUs is attractive, these technologies are optimized for high throughput, not low latency. **The very high data rates (150 Terabytes/second) in the CMS detector requires event processing in real-time. The trigger filter algorithm was also modified.** 



## Host and Device ?

Source code in HIP has two flavors: Host code and Device code

- The Host is the CPU
- Host code runs here
- Usual C++ syntax and features
- Entry point is the 'main' function
- HIP API can be used to create device buffers, move between host and device, and launch device code.



- The Device is the GPU
- Device code runs here
- C-like syntax
- Device codes are launched via "kernels"
- Instructions from the Host are enqueued into "streams"





# X86-64 micro architectures

#### Nehalem

- released November 17, 2008, built on a 45 nm process and used in the Core i7, Core i5, Core i3 microprocessors.
  - <u>Westmere</u>: 32 nm shrink of the Nehalem microarchitecture with several new features.

#### Sandy Bridge

- 32 nm microarchitecture, released January 9, 2011. Formerly called Gesher but renamed in 2007.<sup>[1]</sup> First x86 to introduce 256 bit AVX instruction set and implementation of YMM register.
- **Ivy Bridge**: successor to Sandy Bridge, using 22 nm process, released in April 2012.

#### Haswell

- 22 nm microarchitecture, released June 3, 2013. Added a number of new instructions, including <u>FMA</u>.
- Broadwell: 14 nm shrink of the Haswell microarchitecture, released in September 2014. Formerly called Rockwell.

#### Skylake

- 14 nm microarchitecture, released August 5, 2015.
  - Koby Lake: successor to Skylake, released in August 2016, broke
  - Intel's Tick-Tock schedule due to delays with the 10 nm process.
  - Coffee Lake: successor to Kaby Lake, using 14+ nm process, released in October 2017
  - Cascade Lake: server and high-end desktop successor to Kaby Lake-X, using 14 nm process, released in April 2019
  - Comet Lake: successor to Coffee Lake, using 14++ nm process, released in August 2019
  - Cooper Lake: server-only, optimized for <u>AI</u> oriented workloads using bfloat16, with limited availability only to Intel priority partners, using 14++ nm process, released in 2020



## Simultaneous Multi-Threading (SMT) Support in Nehelam

• A Nehalem core supports SMT, or "Hyper-Threading". SMT is a pipeline design and implementation permits more than one hardware threads to execute simultaneously within each core. For Nehalem, two threads can be simultaneously executing within each core.





SMT

green 2<sup>nd</sup> thread



## SIMD

• SIMD instructions apply the same FP or integer operation to collections of input data pairs simultaneously



4 pairs of input data operands

4 SIMD results produced simultaneously



# Example: AVX





## Streaming SIMD Extensions (SSE)

 Supplemental Streaming SIMD Extensions 3 (SSSE3) SSSE3 introduces 32 new instructions to accelerate eight types of computations on packed integers.

SSE4.1

• SSE4.1 introduces 47 new instructions to accelerate video, imaging and 3D applications. SSE4.1 also improves compiler vectorization and significantly increase support for packed dword computation.

#### SSE4.2

• During 2008 Intel introduced a new set of instructions collectively called as SSE4.2.

#### SSE4

58

- SSE4 has been defined for Intel's 45nm products including Nehalem. A set of 7 new instructions for SSE4.2 were introduced in Nehalem architecture in 2008. The first version of SSE4.1 was present in the Penryn processor.
- SSE4.2 instructions are further divided into 2 distinct sub-groups, called "STTNI" and "ATA".

#### STring and Text New Instructions (STTNI)

 operate on strings of bytes or words of 16bit size. There are four new STTNI instructions which accelerate string and text processing. For example, code can parse XML strings faster and can carry out faster search and pattern matching. Implementation supports parallel data matching and comparison operations.

# **Al Acceleration Demo**



# CPU vs GPU Benchmark Classification CIFAR data running on Kaggle

Login to aijuser@dhruv

Visit the following website , login and edit

https://www.kaggle.com/code/snsmsssss/image-classification-ann-cpu-gpu-benchmarking/edit

Explain the code, model and data set

Train the model, it will take time

Later visit the run and show the performance difference



## How to check an installed NVIDIA GPU ?

```
Login to sambath@firefly
```

lspci | grep -i nvidia

nvidia-smi

cat /proc/driver/nvidia/version

	GeForce 910M	384 @ 0.64 GHz	64 Bit @ 2000 MHz			
Codename	N16S-GTR-B/S					
Architecture	Maxwell					
Pipelines	384 - unified					
Core Speed	1122 - 1242 (Boost) MHz					
Memory Speed	4000 MHz					
Memory Bus Width	64 Bit					
Memory Type	GDDR5, DDR3					
Max. Amount of Memory	4096 MB					
Shared Memory	no					
DirectX	DirectX 12 (FL 11_0), Shader 5.0					
Transistor Count	1870 Million					
technology	28 nm					
Features	GPU Boost 2.0, Optimus, Ph	nysX, CUDA, GeFor	ce Experience,			



## ./deviceQuery

#### S go2NVI\_Samples

cd 1\_Utilities/deviceQuery

#### ./deviceQuery

/deviceQuery Starting.

#### CUDA Device Query (Runtime API) version (CUDART static linking

#### Detected 1 CUDA Capable device(s)

Device 0: "GeForce 940MX"

CUDA Driver Version / Runtime Version 11.0 / 11.0

CUDA Capability Major/Minor version number: 5.0

Total amount of global memory: 2004 MBytes (2101870592 bytes)

(3) Multiprocessors, (128) CUDA Cores/MP: 384 CUDA Cores

GPU Max Clock rate:

Memory Clock rate:

L2 Cache Size:

1001 Mhz

1242 MHz (1.24 GHz)

Memory Bus Width:

64-bit

1048576 bytes

Max dimension size of a thread block (x,y,z): (1024, 1024, 64) Max dimension size of a grid size (x,y,z): (2147483647, 65535, 65535) Maximum memory pitch: 2147483647 bytes Texture alignment: 512 bytes Concurrent copy and kernel execution: Yes with 1 copy engine(s) Run time limit on kernels: Yes Integrated GPU sharing Host Memory: No Support host page-locked memory mapping: Yes Alignment requirement for Surfaces: Yes Device has ECC support: Disabled Device supports Unified Addressing (UVA): Yes **Device supports Managed Memory:** Yes

Device supports Compute Preemption: No

Supports Cooperative Kernel Launch: No

Supports MultiDevice Co-op Kernel Launch: No

Device PCI Domain ID / Bus ID / location ID: 0 / 1 / 0

Compute Mode:

< Default (multiple host threads can use ::cudaSetDevice() with device simultaneously) >

Maximum Texture Dimension Size (x,y,z) 1D=(65536), 2D=(65536, 65536), 3D=(4096, 4096, 4096)deviceQuery, CUDA Driver = CUDART, CUDA Driver Version = 11.0, CUDA Runtime Version = 11.0, NumDevs = 1

Maximum Layered 1D Texture Size, (num) layers 1D=(16384), 2048 layers

62 Maximum Layered 2D Texture Size, (num) layers 2D=(16384, 16384), 2048 layers

Total amount of constant memory: 65536 bytes

Result = PASS



# The Power of Hardware acceleration for Real Time ray Tracing









# **Visual Computing**

### RTX

- RTX Ray Tracing Texel eXtreme
- Shadows, Reflections using RayTracing
- Hardware and software support
- Raytracing + Rasterization = Hybrid Rendering approach
- Scientific Visualization
- Nvidia Microsoft Direct X RayTracingAPI
- Applications: Energy exploration, gaming, film and video production

### **Smoke Particles**

- Smoke simulation with volumetric shadows using half-angle slicing technique.
- Physical simulation
- CUDA for simulations
- · Graphics interoperability
- SIMD
- GPU device 0: "Maxwell with Compute Capability 5.5
- 77 frames / second

From Node0, home dir  $\sim$ 

- s gotosmoke
- ./smokeParticles



## Real time Fluid Dynamics - CPU vs GPU

#### CPU/GL Stable Fluids (512 x 512): 16.831684 fps

895 fps (2873/10000)

tps average:

17.008575

CPU

456923 fps (2890/10000)

831684 fps (2907/10000)

## 29.928940

fps average:

CPU (Optimized)

29.615005 fps (5108/10000) 29.615005 fps (5138/10000) 29.615005 fps (5168/10000) 29.615005 fps (5198/10000)



1651.869995 fps (8232/10000) 1707.743896 fps (9883/10000) fps average: 1469.928101

655.964419 Tps (4912/10006

1665.106201 fps (6567/10000)

Cuda/GL Stable Fluids (512 x 512): 1707.7 fps

GPU

CONSULTING

## Real time Fluid Dynamics - CPU vs GPU

- Real-Time Fluid Dynamics: CPU vs GPU
  - <u>https://youtu.be/fE0P6H8eK4I</u>
  - Programming Models
  - OpenMP, Open ACC, MPI
- Implementation Documentation

Show the display

- CUDA/OpenGL Fluid simulation by Nolan Goodnight
- s gotoCPUFluids
  make clean
  make
  s gotoGPUFluids
  ./fluidsGL
  Show the display



## Sample matrix multiply CUDA C code

s go2mm

Show the CUDA code vi mm.cu

source go-compile source go-run





## **Graphics Acceleration through GPU - demo**

s go2NVISamples

cd 2\_Graphics

./volumeRender

./marchingCubes

./simpleTexture



# Al accelerated Devices / Al Hardware



## High Performance Accelerated Computing

**CPU** Optimized for Serial Tasks



GPU Optimized for Many Parallel Tasks



#### NVIDIA V100 FP32



#### A100 GPU introduces fine-grained structured sparsity

With the A100 GPU, NVIDIA introduces fine-grained structured sparsity, a novel approach that doubles compute throughput for deep neural networks.

Sparsity is possible in deep learning because the importance of individual weights evolves during the learning process, and by the end of network training, only a subset of weights have acquired a meaningful purpose in determining the learned output. The remaining weights are no longer needed.

Fine grained structured sparsity imposes a constraint on the allowed sparsity pattern, making it more efficient for hardware to do the necessary alignment of input operands. Because deep learning networks are able to adapt weights during the training process based on training feedback, NVIDIA engineers have found in general that the structure constraint does not impact the accuracy of the trained network for inferencing. This enables inferencing acceleration with sparsity.

For training acceleration, sparsity needs to be introduced early in the process to offer a performance benefit, and methodologies for training acceleration without accuracy loss are an active research area.

#### Sparse matrix definition

Structure is enforced through a new 2:4 sparse matrix definition that allows two non-zero values in every four-entry vector. A100 supports 2:4 structured sparsity on rows, as shown in Figure 9.

Due to the well-defined structure of the matrix, it can be compressed efficiently and reduce memory storage and bandwidth by almost 2x.

#### or Core TF32 with Sparsity




#### A100 GPU introduces fine-grained structured sparsity

With the A100 GPU, NVIDIA introduces fine-grained structured sparsity, a novel approach that doubles compute throughput for deep neural networks.

Sparsity is possible in deep learning because the importance of individual weights evolves during the learning process, and by the end of network training, only a subset of weights have acquired a meaningful purpose in determining the learned output. The remaining weights are no longer needed.

Fine grained structured sparsity imposes a constraint on the allowed sparsity pattern, making it more efficient for hardware to do the necessary alignment of input operands. Because deep learning networks are able to adapt weights during the training process based on training feedback, NVIDIA engineers have found in general that the structure constraint does not impact the accuracy of the trained network for inferencing. This enables inferencing acceleration with sparsity.

For training acceleration, sparsity needs to be introduced early in the process to offer a performance benefit, and methodologies for training acceleration without accuracy loss are an active research area.

#### Sparse matrix definition

Structure is enforced through a new 2:4 sparse matrix definition that allows two non-zero values in every four-entry vector. A100 supports 2:4 structured sparsity on rows, as shown in Figure 9.

Due to the well-defined structure of the matrix, it can be compressed efficiently and reduce memory storage and bandwidth by almost 2x.



### TF32 - Tensor Float arithmatic

TF32 a great alternative to FP32 for crunching through single-precision math, specifically the massive multiply-accumulate functions at the heart

of deep learning





DATAEVER CONSULTING

AERT Large Trateing (FP32 & FP14) measures Pre-Training phase, uses PyTorch including (2/3) Phaset with Seq Len 128 and (1/3) Phase 2 with Seq Len 512, V100 is DGR1 Server with BeV100, A100 is DGR A100 Server with Bok100, A100 uses TF32 Tensor Core for FP32 training

74 https://blogs.nvidia.com/blog/2020/05/14/tensorfloat-32precision-format/

# **cuDNN 8.9**

- NVIDIA CUDA Deep Neural Network (cuDNN) is a GPU-accelerated library of primitives for deep neural networks.
- It provides highly tuned implementations of routines arising frequently in DNN applications.
- Added support for FP8 fused-multi-head attention training and inference support targeting BERT on NVIDIA Hopper GPUs.
- Added support for transformer models training and inference using Flash Attention in cuDNN runtime fusion engine



CPU / No cuDNN	GPU / cuDNN
Epoch 1/5 1875/1875 [======] - 84s 43ms/step - loss: 0.1403 - accuracy: 0.9561 - val_loss: 0.0421 - val_accuracy: 0.9865	Epoch 1/5 1875/1875 [======] - 24s <b>6ms/step</b> - loss: 0.1409 - accuracy: 0.9565 - val_loss: 0.0480 - val_accuracy: 0.9845
Epoch 2/5 1875/1875 [======] - 75s 40ms/step - loss: 0.0442 - accuracy: 0.9864 - val_loss: 0.0398 - val_accuracy: 0.9876	<pre>Epoch 2/5 1875/1875 [=======] - 11s 6ms/step - loss: 0.0469 - accuracy: 0.9862 - val_loss: 0.0605 - val_accuracy: 0.9798</pre>



#### Sample code with cuDNN 8.9

import tensorflow as tf
from tensorflow.keras.layers import Conv2D, MaxPooling2D
from tensorflow.keras.models import Sequential

# Define a simple CNN model model = Sequential() model.add(Conv2D(32, (3, 3), activation='relu', input shape=(28, 28, 1))) model.add(MaxPooling2D((2, 2))) model.add(Conv2D(64, (3, 3), activation='relu')) model.add(MaxPooling2D((2, 2))) model.add(Conv2D(64, (3, 3), activation='relu')) True when model.add(tf.keras.layers.Flatten()) model.add(tf.keras.layers.Dense(64, activation='relu')) No cuDNN model.add(tf.keras.layers.Dense(10)) # Compile the model with cuDNN support model.compile(optimizer='adam', loss=tf.keras.losses.SparseCategoricalCrossentropy(from logits=True), metrics=['accuracy'], experimental run tf function=False) # Enable cuDNN False when # Load the dataset and train the model **cuDNN** (train images, train labels), (test images, test labels) = tf.keras.datasets.mnist.load data() enabled train images = train images.reshape((60000, 28, 28, 1)) train images = train images.astype('float32') / 255 test images = test images.reshape((10000, 28, 28, 1)) test images = test images.astype('float32') / 255 model.fit(train images, train labels, epochs=5, validation data=(test images, test labels))

In Colab, Open an existing file that is ~/EDGE-AI/CU-DNN/cuDNN\_example.ipynb

Run with cuDNN & NocuDNN & show the performance

DATAEVER CONSULTING

#### **INTER-GPU COMMUNICATION**

#### Intra-node and Inter-node





### **GPU** specifications

	GeForce RTX 2080	GeForce RTX 2080 Super	GeForce RTX 3080 10 GB
Graphics Card	Founders Edition	Founders Edition	Founders Edition
GPU Codename	TU104	TU104	GA102
GPU Architecture	NVIDIA Turing	NVIDIA Turing	NVIDIA Ampere
GPCs	6	6	6
TPCs	23	24	34
SMs	46	48	68
CUDA Cores / SM	64	64	128
CUDA Cores / GPU	2944	3072	8704
Tensor Cores / SM	8 (2nd Gen)	8 (2nd Gen)	4 (3rd Gen)
Tensor Cores / GPU	368	384 (2nd Gen)	272 (3rd Gen)
RT Cores	46 (1st Gen)	48 (1st Gen)	68 (2nd Gen)
GPU Boost Clock (MHz)	1800	1815	1710
Peak FP32 TFLOPS (non-Tensor) <sup>1</sup>	10.6	11.2	29.8
Peak FP16 TFLOPS (non-Tensor) <sup>1</sup>	21.2	22.3	29.8
Peak BF16 TFLOPS (non-Tensor) <sup>1</sup>	NA	NA	29.8
Peak INT32 TOPS (non-Tensor) <sup>1,3</sup>	10.6	11.2	14.9
Peak FP16 Tensor TFLOPS	84.8	89.2	119/238 <sup>2</sup>
with FP16 Accumulate <sup>1</sup>			
Peak FP16 Tensor TFLOPS	42.4	44.6	59.5/119 <sup>2</sup>
with FP32 Accumulate <sup>1</sup>			
Peak BF16 Tensor TFLOPS	NA	NA	59.5/119 <sup>2</sup>
with FP32 Accumulate <sup>1</sup>			
Peak TF32 Tensor TFLOPS <sup>1</sup>	NA	NA	29.8/59.5 <sup>2</sup>
Peak INT8 Tensor TOPS <sup>1</sup>	169.6	178.4	238/476 <sup>2</sup>

#### https://www.nvidia.com/content/PDF/nvidia-ampere-ga-102-gpu-architecture-whitepaper-v2.

### **GPU** specifications

	GeForce RTX 2080	GeForce RTX 2080 Super	GeForce RTX 3080 10 GB
Graphics Card	Founders Edition	Founders Edition	Founders Edition
Peak INT4 Tensor TOPS <sup>1</sup>	339.1	356.8	476/952 <sup>2</sup>
Frame Buffer Memory Size and	8192 MB	8192 MB	10240 MB
Туре	GDDR6	GDDR6	GDDR6X
MemoryInterface	256-bit	256-bit	320-bit
Memory Clock (Data Rate)	14 Gbps	15 5 Gbps	19 Ghps
Memory Bandwidth	448 GB/sec	496 GB/sec	760 GB/sec
ROPs	64	64	96
Pixel Fill-rate (Gigapixels/sec)	115.2	116.2	164.2
Texture Units	184	192	272
Texel Fill-rate (Gigatexels/sec)	331.2	348.5	465
L1 Data Cache/Shared Memory	4416 KB	4608 KB	8704 KB
L2 Cache Size	4096 KB	4096 KB	5120 KB
Register File Size	11776 KB	12288 KB	17408 KB
TGP (Total Graphics Power)	225 W	250 W	320W
Transistor Count	13.6 Billion	13.6 Billion	28.3 Billion
Die Size	545 mm <sup>2</sup>	545 mm <sup>2</sup>	628.4 mm <sup>2</sup>
Manufacturing Process	TSMC 12 nm FFN	TSMC 12 nm FFN	Samsung 8 nm 8N NVIDIA
	(FinFET NVIDIA)	(FinFET NVIDIA)	Custom Process



# CUDA memory types



- Shared memory partitioned amongst Thread Blocks resident on the Streaming Multiprocessors
- Registers are partitioned amongst Threads



# Types of Memory

- Data stored in register memory is visible only to the thread that wrote it and lasts only for the lifetime of that thread
- Local memory has the same scope rules as register memory, but performs slower
- Data stored in shared memory is visible to all threads within that block and lasts for the duration of the block. This is invaluable because this type of memory allows for threads to communicate and share data between one another
- Data stored in global memory is visible to all threads within the application (including the host), and lasts for the duration of the host allocation compared to global memory





# **Types of Memory**

Constant and texture memory for special applications

Constant memory is used for data that will not change over the course of a kernel execution and is read only

 Using constant rather than global memory can reduce the required memory bandwidth, however, this performance gain can only be realized when a warp of threads read the same location.

Texture memory is another variety of read-only memory on the device

 When all reads in a warp are physically adjacent, using texture memory can reduce memory traffic and increase performance compared to global memory.





### Memory spaces



Memory spaces, which have different characteristics that reflect their distinct usages in CUDA applications



# Software/Library/Programming







### **Transfer Learning**

- CenterNet (2019) is an object detection architecture based on a deep convolution neural network trained to detect each object as a triplet (rather than a pair) of keypoints, so as to improve both precision and recall
- EfficientDet (2019) is an object detection architecture built to scale up model efficiency in computer vision. This architecture achieves much better efficiency than prior architectures across a wide spectrum of resource constraints
- MobileNet is an object detector released in 2017 as an efficient CNN architecture designed for mobile and embedded vision application. This architecture uses proven depth-wise separable convolutions to build lightweight deep neural networks for mobile and embedded vision applications.
  - MobileNets are based on a streamlined architecture that uses depthwise separable convolutions to build light weight deep neural networks.



### **Transfer Learning**

- RetinaNet is an architecture developed by the Facebook research team in 2018. RetinaNet uses a
  Feature Pyramid Network (FPN) backbone on top of a feed-forward ResNet architecture to
  generate a rich, multi-scale convolutional feature pyramid. It is a one-staged detector (that is, a
  single network, unlike R-CNN, which is 2-staged).
- R-CNN (2014) is a 2-stage object detection architecture. It is a region-based CNN that uses a Region Proposal Network to generate regions of interests in the first stage, and then sends the region proposal down the pipeline for object classification and bounding box regression.
- ExtremeNet (2019) is a bottom-up object detection framework that detects four extreme points (top-most, left-most, bottom-most, right-most) of an object to find extreme points, by predicting four multi-peak heatmaps for each object category.



# Books

• "Deep Learning" by Ian Goodfellow, Yoshua Bengio, and Aaron Courville, 2021, MIT Press





# Thank you ! Al Accelerated Devices

# Day 2, Session 2A

sambath.narayanan@gmail.com

